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A Systematic Approach to Process Selection in
MEMS
David J. Quinn, ASME, Member, S. Mark Spearing, ASME, Member, Mike F. Ashby, and Norman A. Fleck
Abstract—A systematic approach is developed to select man-
ufacturing Process Chains for the generic elements of a MEMS
device. A database of MEMS Process Chains and their attendant
process attributes is developed from an extensive review of the
literature, and used to construct Process Attribute charts. The
performance requirements of MEMS beams and trenches are
translated into the same set of Process Attributes. This allows for
a screening of the Process Chains to obtain a list of candidate
manufacturing methods. This method is illustrated in a brief
design example. [1202]
I. INTRODUCTION
THE design of any mechanical device requires knowledgeof the constraints imposed by material properties and
manufacturing processes. In microelectromechanical systems
(MEMS) the currently available set of manufacturing processes
is much smaller than that for traditional mechanical design,
and they impose limits on achievable dimensions, tolerances
and performance. At present, the selection of materials and
processes in MEMS is often done heuristically using processing
capabilities available “in house,” rather than by a systematic
approach that considers all possible materials and fabrication
routes. In the current state of micromechanical design, this may
be acceptable, particularly as the introduction of new materials
and processes carries a cost penalty. However, as the number of
materials and processes available for microfabrication increases,
a more systematic approach to material and process selection is
needed to avoid cost penalties associated with changing fabrica-
tion plans at later stages in the design process. The present study
outlines a design tool for the selection of MEMS fabrication
routes, both to help the designer and to educate the student.
A major difference between traditional manufacturing pro-
cesses and microfabrication lies in the level of complexity of
shape that can be achieved. In the manufacture of macroscale
devices, complex three-dimensional (3-D) shapes are routine. In
microfabrication, almost all structures are defined by a combi-
nation of deposition, lithographic patterning and etching. Con-
sequently, the complexity of shape is limited to projections of
two-dimensional patterns, and most structures take on a limited
variety of shape in the through-thickness direction. As a result,
most MEMS structural elements can be broadly classified as
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beam or trench structures. In this broad classification beam in-
cludes the beams and plates of macro design, and trench refers to
fully enclosed channels and can also define pillars or post struc-
tures. Fabrication is generally achieved by a sequence of steps
using different technologies and procedures, rather than a single
manufacturing process. Understanding these Process Chains is
of the greatest importance for MEMS design.
The strategy adopted here is to construct a database of MEMS
Process Chains, and to ascribe to each chain a set of process at-
tributes. A general framework has been developed by Ashby [1],
[2] for process selection, and this is adopted here. In the lan-
guage of biological classification, the kingdom of manufacturing
processes for MEMS beams and trenches is divided into fami-
lies (such as bulk micromachining). Each family contains classes
(such as wet etch) and members (such as anisotropic wet etching
of (100) Si using KOH). The members of this process kingdom
are each quantified by a set of attributes, which include the ma-
terials it can process, the dimensions and tolerances of which it
is capable and the processing temperature and pressure.
The database is used for process selection via the strategy illus-
trated in Fig. 1. The performance of the planned MEMS design
is translated into a set of desired feature-attributes such as ma-
terial, shape, dimensions, precision etc drawn from the list used
to characterize the Process Chains. The library of Process Chains
is then screened, rejecting those incapable of making the desired
feature from the desired material, with the desired dimensions
and precision, leaving a subset of candidates that could be used
to manufacture the MEMS device. Screening is done either man-
uallyusingprocessselectionmapsordoneelectronicallyusingan
appropriately constructed database and software tool, such as the
CES1 Constructor and Selector system. The screened subset of
processes are then ranked, using approximate economic criteria,
the most obvious of which is time. The final step is to search for
detailedsupporting information for the top-rankedcandidates,al-
lowing an in-depth comparison of their relative merits; this step
is beyond the scope of the present study.
The outline of the paper is as follows. The process selection
methodology is reviewed. A reduced set of geometric and ma-
terial attributes is ascribed to MEMS components in the form
of beams and trenches. Process selection charts are constructed
for currently available MEMS processing routes and their use is
illustrated in a design example.
II. MEMS PROCESS SELECTION ATTRIBUTES
An appropriate set of Process Attributes must first be iden-
tified in order to construct a library of MEMS Process Chains.
The discriminating attributes for MEMS identified here include
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Fig. 1. Flow chart for process selection scheme.
material, shape (including tolerance and surface quality), and
processing temperature and pressure.
A. Material Attributes
Until recently, the set of candidate materials for MEMS has
been relatively limited and centred on silicon, Si [3]. As the set
expands, it becomes important to identify the spectrum of ma-
terials which can be processed by each Process Chain [4]. Fur-
thermore, in any MEMS fabrication sequence, several materials
are used sacrificially. For example a material may be deposited
and then etched away later in the sequence of process steps. To
address this, one can classify a material used in a fabrication se-
quence as either primary or secondary. A primary material is the
main structural material used, while secondary materials either
no longer exist in the device after completion of the fabrication
sequence or serve a nonstructural purpose, such as metallization
or insulation layers.
B. Shape, Tolerance, and Surface Attributes
A number of geometric attributes can be ascribed to the beam
or trench. They include the in-plane leading dimension , the
out-of-plane height , the achievable tolerances and ,
and the root-mean square surface roughnesses and . This
set of attributes is shown in Fig. 2 for the beam and in Fig. 3 for
the trench; they are also listed in Tables I and II. The relative
importance of each attribute varies from application to applica-
tion. For example, the roughness is particularly important in
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Fig. 2. Beam geometry. For the purposes of this paper the key dimensions of
a beam are its width and height, and the tolerances associated with them.
Fig. 3. Trench geometry. For the purpose of this paper the key dimensions of
a trench are its width and depth and the tolerances associated with them.
TABLE I
GEOMETRIC ATTRIBUTES OF BEAM
TABLE II
GEOMETRIC ATTRIBUTES OF TRENCH
the design of mirrors and in the avoidance of stiction [5]–[11].
These geometric features of the beam or trench structure are also
process attributes and their achievable values depend upon the
Process Chain employed.
C. Processing Attributes
A number of processing attributes dictate the subsequent per-
formance of a part. For example, the maximum processing tem-
perature has an effect upon the subsequent operating temper-
ature. Here we include as representative process attributes the
maximum processing temperature and the minimum processing
pressure. These two parameters, in conjunction with knowledge
of primary and secondary materials, can help serve as a cost in-
dicator and help in the development of full device fabrication
process flows as they help establish the compatibility of process
chains.
In macroscale manufacture, it is usually the economic at-
tributes of a process that ultimately distinguish it for selection
over other processes with similar capabilities [1]. This is also
true to a large degree in MEMS design, as the value of MEMS
devices frequently lies in their ability to be mass-produced, such
that large capital investments can be written off over time. How-
ever, the work presented here has focused on a preliminary eval-
uation of systematic process selection routines and tools based
on performance attributes, not on their economics, for which
reliable data are difficult to determine. Thus, no direct cost at-
tributes are developed in the current study.
III. THE CONSTRUCTION OF PROCESS ATTRIBUTE CHARTS
A literature survey has been conducted to construct a repre-
sentative set of Process Chains for MEMS structures. These fab-
rication sequences, along with a summary of the process flow
and primary references, are listed in Table III. The geometric
and processing attributes of these Process Chains have been as-
sembled from the literature and stored in an electronic database.
In cases where the data are sparse, estimates have been made
from a knowledge of physical limitations and of the capabilities
of similar processes. It is helpful to display these data in charts
using process attributes as axes. The charts are of direct use in
matching the requirements of beam and trench structures to a
candidate set of Process Chains.
A. Dimensions
Fig. 4 presents the range of achievable out-of-plane (height)
and in-plane (width) dimensions of microfabricated beam and
trench structures. Minimum achievable dimensions are impor-
tant for determining the compactness, natural frequency and
thermal time constants of devices and can determine the sen-
sitivity limits for sensors and actuators. In some cases upper
limits on fabricated dimensions can also be important, partic-
ularly when deep etched features or thick deposited layers are
required for high force or power applications. Where there is not
a well-defined upper limit for a particular dimension, a nominal
upper limit of 1mm has been used.
A high degree of overlap of processing capabilities is evident
for the width dimension of both beams and trenches. This
dimension is generally dictated by lithographic limits. LIGA,
and soft-lithography processes such as Nano-imprint lithog-
raphy (NIL) and replica molding (REM), are outliers on the
versus plots because they use high resolution lithographic
technologies such as X-ray and E-beam lithography. The deep
etch, shallow diffusion process is limited by the width across
which one can boron dope silicon by diffusion [26], [29].
The upper limits on the out-of-plane dimensions for both
beam and trench structures are limited by practical limits of the
etching or deposition processes. When deposition defines the
out-of-plane dimension, as with surface micromachining, the
upper limit is set by the ability of the structural material to be
deposited without significant degradation of film quality, and
without excessive residual stress [6], [7]. This limitation has
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TABLE III
PROCESS CHAINS
been largely overcome for polysilicon structures by the Sandia
SUMMIT process (multilayer polysilicon surface microma-
chining), where a proprietary low-stress deposition process,
combined with intermediate planarization steps by chemical
mechanical polishing (CMP) have been used to produce mod-
erately thick structures, [62].
Virtually all etching used in microfabrication has a limiting
height to width aspect ratio, as for a given width, there is a depth
beyond which reaction products cannot be removed from the
trench, thus halting the etch process. In fabrication sequences
utilizing wet anisotropic etching of Si to define height dimen-
sions, aspect ratio limits are dictated by the orientation of crys-
tallographic planes [14], [17]. That is, when etching (100) sil-
icon, etching is terminated on planes oriented at an angle
of 54.74 to the planes; consequently, the maximum as-
pect ratios is less than unity.
Dry etching also produces a restricted aspect ratio due to the
limited removal of reaction products and due to ion bowing: ions
impact the side walls as etching proceeds. The aspect ratio is fur-
ther limited by the durability of mask materials. The solubility
of the mask material by the etchant not only limits the overall
depth that can be achieved before the mask completely erodes
but also limits the straightness of the sidewall: the mask material
may become redeposited on the sidewalls of the etched features
[8], [17], [22], [24], [31], [35].
The use of metal, trilayer resist and thick thermal oxide masks
(as in SCREAM) allow for the highest aspect ratio of the dry
etch Process Chains [42], [49], [75]. DRIE uses these same prin-
ciples and repeated isotropic and sidewall passivation/protection
steps to achieve not only a high aspect ratio, but also higher etch
rates, thus allowing structures to be fabricated with dimensions
comparable to the wafer thickness [47], [48], [76].
Limitations in aspect ratio can arise from physical effects
in addition to the etching process. LIGA, for example, uses
X-ray lithography to define the height of structures, and the
aspect ratio limitations are attributed, in part, to diffraction of
the X-ray beam [8]. In several soft lithography processes, such
as nanoscale hard embossing (nano-imprint lithography—NIL)
and replica molding (REM), the use of polymeric materials and
moulds dictate minimum and maximum aspect ratios for pat-
terns to be transferred with acceptable fidelity. The rheology of
fluids in moulds and the deformation of master stamps overlarge
surface areas limit the range of achievable aspect ratio [63], [64],
[69], [77].
B. Tolerance
The amplitude of tolerances on height , and on width,
, are important in the design of MEMS. The ability to manu-
facture to tolerancescontrols theprecisionandaccuracyof thede-
vicesandalsohaseconomicconsequences ifsubsequent“tuning”
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or rework steps are required to compensate for poor tolerances.
Tolerances, expressed as absolute dimensions, are plotted in the
tolerance maps of Fig. 4 for the library of Process Chains.
Typically, the lithographic step dictates the width tolerance.
This is reflected in the Process Chains using high-resolution
lithographic steps such as LIGA and various soft-lithography
processes. In addition to lithography, one must consider the sub-
sequent etch steps of the fabrication sequence. If the etch gives
significant mask undercutting, the tolerance on the width di-
mension increases. This is reflected by the relative width tol-
erance for anisotropic wet and dry etch based processes: the
occurrence of mask misalignment and crystallographic etching
in wet etch based processes leads to a greater width tolerance
than anisotropic dry etch based processes, assuming the use of
durable mask materials in the dry etch process [8], [14], [17].
Similarly, in DRIE, isotropic dry etching gives mask undercut-
ting and a consequent increase in width tolerance [35].
Several soft lithography processes involve the casting and
curing of polymers in a moulding or stamping process. The re-
sulting shrinkage and expansion by 1–3% contribute to the tol-
erances that can be held in the in-plane dimensions [63], [64],
[77]–[79].
Tolerances in the height dimension are generally dictated
by the etching or deposition processes used in the fabrication
sequence. Where deposition steps define the height of a struc-
ture, as in surface micromachining, the out-of-plane dimension
can be controlled down to nanometer level. Poorer tolerances
are achieved by multilayer surface micromachining where the
tolerance on the out-of-plane dimension is cumulative over
multiple deposition steps, and by polyimide surface microma-
chining where the use of spin casting is less accurate than other
deposition techniques [59], [60].
Next, consider a structure of height dictated by a single etch
step. Structures whose height is defined by a single etch step
generally have tighter tolerances using dry etching than wet
etching. In standard anisotropic wet etch processes, even if one
has accurate control over the concentration, stirring and reac-
tant removal, it is difficult to control the depth of etch to better
than 10% of the nominal depth [17]. This is unacceptable when
making structures requiring depths of etch in excess of a couple
of hundred microns, such as in the fabrication of thin mem-
branes, where control of the thickness of the membrane is crit-
ical. Tighter tolerances on depth dimensions can be attained by
anisotropic dry etching due to close control over the pressure,
bias, gas flow and other process variables [22].
The use of an etch stop in wet bulk micromachining allows
for a tight tolerance on the depth dimension, see Fig. 5. For ex-
ample, a diffused and driven-in boron layer (p++ doped) can be
used to define the depth of etch. This diffusion layer is largely re-
sistant to EDP etching, allowing for depth control in the submi-
cron domain [8], [28]. Other etch stop procedures, such as elec-
trochemical and material stops, particularly buried oxide layers
in silicon on insulator wafers, have a similar performance [17],
[27].
C. Roughness
Fig. 6 presents Process Attribute maps for in-plane
surface roughness and side-wall roughness, given as the
root-mean-square (rms) values. Roughness is important for
optical applications where reflectivity is required. High rough-
ness is undesirable in tribological applications, but may be
desirable if stiction is to be avoided. Roughness also plays a
role in dictating the strength of the resulting structure. Again,
the roughness characteristics are dictated mainly by the combi-
nation of etching and deposition used in each Process Chain.
Dry etch processes have the potential for attaining very low
surface roughness both in-plane and in the side-wall direction.
An exception is DRIE, where the alternating etch and passiva-
tion steps creates a scalloping of the sidewalls and roughness
up to the micron level [47], [48]. In anisotropic wet etching, the
side-walls can be aligned with crystallographic planes and the
resulting roughness can be of atomic magnitude. Wet etching
also has the potential to leave extremely rough in-plane surfaces:
the roughness of planes exceeds that of planes
[15]. Improved surface roughnesses are achieved in doped sil-
icon through the use of an etch stop or a deep etch shallow dif-
fusion sequence.
The use of finishing steps to improve surface and side-wall
roughness in Process Chains is included in Fig. 6. In-plane
roughness can be improved dramatically by the use of CMP
steps, as illustrated by multilayer surface micromachining. An-
other common technique for reducing both in-plane and sidewall
roughness, shown here in combination with a trilayer resist mask
dry etch process, is the use of an oxidation finishing step, where
thermal oxidation followed by a wet etch dramatically reduces
the roughness of the as-etched or oxidized surface [5], [19].
D. Pressure and Temperature
Fig. 7 presents a chart of the maximum process temperature
versus minimum processing pressure for the MEMS Process
Chains. These two parameters are important for several reasons.
First, they are often indicative of the cost and time of a Process
Chain, such as the capital cost of high temperature or vacuum
equipment, and the time necessary to carry out high tempera-
ture or high vacuum steps. Second, these attributes allow the
designer to discriminate between those candidate process chains
that can be carried out “in-house” and those that must be out-
sourced for fabrication. This is an indirect cost indicator. And
third, these parameters determine the compatibility of different
Process Chains and materials. That is, if one wanted to fabricate
a complete device using a series of Process Chains, compati-
bility can only be assured if the maximum temperature of the
Process Chain considered does not exceed the melting temper-
ature of the materials present in an early fabrication sequence.
Similarly, one could not use a high vacuum fabrication sequence
following a fabrication sequence that leaves potentially contam-
inating materials.
The maximum process temperature and minimum processing
pressure also dictate whether these process sequences can be
carried out on IC circuitry. The integration of mechanical and
electronic subsystems is part of the more general issue of pack-
aging, an important issue which must be addressed at the ear-
liest stages of design [80]. Junction migration will occur at ap-
proximately 800 for shallow junctions. Thus, temperatures
in excess of this limit should be avoided for integration with IC
circuitry. In addition, aluminium and tungsten, common metals
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Fig. 4. Height versus width attribute charts for (a) beams and (b) trenches. The “envelopes” for each process chain are derived from the literature according to
Table III. The height and width are arbitrarily limited to 1000 m as a practical upper limit to microfabrication.
used in CMOS fabrication, generally begin to degrade when
subjected to temperatures in excess of 400 and 600 , re-
spectively. Thus, process chains that require temperatures in ex-
cess of these limits require careful consideration of the full fab-
rication sequence. Where high temperature steps, such as depo-
sition and annealing steps, of a given process chain follow the
IC fabrication steps, appropriate analyses must be performed to
ensure that the integrated circuitry is sufficiently insulated.
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Fig. 5. Height and width tolerance attribute charts for (a) beams and (b) trenches. This data is derived from the literature according to Table III.
IV. APPLICATON OF THE PROCESS ATTRIBUTE CHARTS
How can the Process Attribute charts help in the design
of a MEMS device? Conceptually, this is straightforward:
upon translating device performance into a set of process
attributes of each beam and trench, one can filter out the
potential process sequences for use in fabrication. A detailed
search for support information is then used to rank the list of
Authorized licensed use limited to: UNIVERSITY OF SOUTHAMPTON. Downloaded on July 1, 2009 at 12:19 from IEEE Xplore.  Restrictions apply.
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Fig. 6. In-plane surface and wall roughness attribute charts for (a) beams and (b) trenches. Data is derived from the literature according to Table III.
candidate Process chains and to select the most appropriate
for the task. Subsequently, a detailed review of the process
must be undertaken to understand additional limitations and
secondary considerations.
As an illustrative example, consider a MEMS device with
a pressure diaphragm comprising a Si plate with doped in
piezoresistors. A detailed case study of such a device is pro-
vided in [80, Ch. 18]. In order to compete with existing devices
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Fig. 7. Maximum process temp versus minimum process pressure attribute charts for (a) beams and (b) trenches.
the pressure sensitivity, , must be better than 0.1 mv/V-kPa.
From [80, eq. 18.46 ], given typical piezoresistor dimensions
and piezoelectric coefficients it can be shown that for a square
diaphragm is given by
(1)
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where is in units of mv/V-kPa, and where and are the
in-plane dimension (width) and thickness of the diaphragm re-
spectively. Thus to achieve the required sensitivity, must
exceed 50. Since the diaphragm is essentially a beam struc-
ture, this design constraint can be plotted on Fig. 4(a). It cre-
ates a triangular area in the bottom right-hand corner of most
of the process lozenges. By this metric most of the bulk micro-
machining processes appear as candidates, capable of creating
membranes with dimensions of 1000 by 20 thick down
to 10 by 0.2 thick.
A second important consideration is the accuracy of the
sensor. Currently piezoresistive pressure sensors require elec-
trical calibration using laser trimming of the resistors. One
contribution to this is the tolerances on the microfabrication of
the diaphragm. An accuracy of better than 1% is required for
automotive applications (see [80, Table 17.1, Ch. 17]). If this
step could be avoided, by choice of a suitable process chain,
then it would have considerable impact on the cost of fabri-
cation of such sensors. Consider a large diaphragm, 1000
by 20 thick. In the absence of any thickness variation, a
width variation of 5 is permissible according to (1).
This is clearly achieved, see Fig. 5(a). However, in the absence
of any width variation, a thickness tolerance of 0.1 must be
held. From Fig. 5(a), this is marginal for bulk micromachining
processes, and given other sources of error, it is clear that
microfabrication alone cannot be relied upon to achieve the
required accuracy. Greater inaccuracies are anticipated for
smaller pressure sensors in their as-processed state. We also
note in passing that temperature compensation and packaging
introduced stresses are additional drivers for the laser trimming
step.
Pursuing the pressure sensor example further, accepting the
need to use laser trimming to compensate for the limits in
manufacturing tolerances, if the device is to have embedded
IC circuitry with aluminium metallization, this requires the
processing temperature not to exceed 400 , On referring to
Fig. 7(a), this would eliminate some process chains involving
bonding or doping. From Figs. 5(a) and 7(a) it can be seen that
the principal candidate process chains are: DRIE, Anisotropic
KOH etching or TMAH etching of (110) Si. In all cases the
diaphragm would be formed by etching down from the backside
of the wafer, either as a timed etch, or to an etch stop. Additional
considerations of cost and process sequence compatibility are
needed to identify the best choice. It is clear from this example
that a systematic consideration of the functional requirements
helps to narrow the process selection substantially.
V. CONCLUDING REMARKS
The most obvious limitation of the work presented here is
that due to the accuracy and availability of processing data.
Typically, the focus of much of the literature on fabrication se-
quences is neither on process control nor on absolute limits of
the Process Chains but on particular devices fabricated using
these Process Chains. Few, if any, statistical measures are given
to indicate the distribution of the data. Nevertheless, for the pur-
poses of evaluating the use of a systematic approach to MEMS
process selection and its associated tools, the data presented here
are considered to be adequate. An additional limitation is the
lack of economic and time data presented here; this is the sub-
ject of future work.
A systematic approach to process selection in MEMS has
been presented. Process Attribute maps have been constructed
and used to quantify the relative merit of existing Process Chains
for MEMS fabrication. In discussing the construction of these
maps the process steps of lithography, deposition and etching
have been highlighted as controlling the overall performance of
MEMS fabrication sequences. The Process Attribute maps have
additional value as educational tools and in motivating the fur-
ther development of MEMS fabrication techniques to extend the
coverage of processing space.
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